



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/087,826	03/05/2002	Devereaux C. Chen	0023-0052	4763
44987 75	90 11/23/2005	EXAMINER		
HARRITY & SNYDER, LLP 11240 WAPLES MILL ROAD			ROJAS, MIDYS	
SUITE 300	O WILL NOTE		ART UNIT	PAPER NUMBER
FAIRFAX, VA 22030		2185		

DATE MAILED: 11/23/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

_						
		Application No.	Applicant(s)			
		10/087,826	CHEN ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Midys Rojas	2185			
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address			
THE I - Exter after - If the - If NO - Failu Any I	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period or reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONEI	ely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).			
Status						
1) Responsive to communication(s) filed on 30 August 2005.						
•	This action is FINAL. 2b) This action is non-final.					
3) 🗌	· · · · · · · · · · · · · · · · · · ·					
Dispositi	on of Claims					
5)⊠ 6)⊠ 7)⊠	4)  Claim(s) 1,2,5,7-9 and 12-27 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration.  5)  Claim(s) 8,9,12,13,20,21 and 27 is/are allowed.  6)  Claim(s) 1,2,5,14-19 and 22-25 is/are rejected.  7)  Claim(s) 7 and 26 is/are objected to.  8)  Claim(s) are subject to restriction and/or election requirement.					
Applicati	ion Papers					
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>05 March 2002</u> is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	a)⊠ accepted or b)□ objected to drawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	ected to. See 37 CFR 1.121(d).			
Priority ι	under 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Attachmen		_				
2) Notice 3) Inform	e of References Cited (PTO-892) se of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:				

### **DETAILED ACTION**

## Response to Arguments

1. Applicant's arguments filed 8/30/05, have been fully considered but they are not persuasive.

Regarding Claims 14-19, Applicant argues that the Prior Art relied upon does not teach a request manager or a queue corresponding to each of the plurality of processors, each of the queues configured to enqueue and dequeue memory requests of the corresponding parallel processor.

However, Parks discloses a request manager configured to receive memory requests [Fig. 1, system controller 20], Processors 1 and 2 configured to receive the memory request from the request manager, and a memory request arbiter configured to receive the memory request from the plurality of processors, wherein the memory request arbiter is composed of EISA I/O Bridges in combination with the system controller (see Col. 5, lines 3-11 and Col. 6, lines 38-45) and transmits the memory request to a memory system [peripherals] based on an arbitration scheme. Park does not disclose the particulars of the memory request arbiter or interrupt controller.

Bronson discloses an interrupt unit [arbiter, Figure 3] for each processor [in Figure 1 the interrupt unit belongs to a single processor, thus, in implementing more processors, each processor would have its own dedicated interrupt unit] receiving memory commands through system bus [101] where the memory commands originate from the processor; and queues [see Figure 3] for each processor (since each processor would have its own interrupt unit) configured to enqueue and dequeue memory requests, and buffers [148, 150] configured to receive memory request dequeued from the queues when the queues contain memory requests.

Although Bronson et al. teaches a buffer or queue receiving memory requests dequeued from another queue, Parks in view of Bronson does not teach forwarding the data items directly to a buffer when the queue is empty. Umeki et al. teaches a bypass logic described in Figure 5A wherein the receiving queue (instruction queue 2) is bypassed when it is empty (see Column 4, lines 33-50).

System controller 20 of Parks does constitute a request manager since it integrates all of the unique functions of the system and acts as a central arbiter between devices competing for system access (Col. 4, lines 44-58).

Also, In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988)and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, It would have been obvious to one of ordinary skill in the art at the time the invention was made to replace the MIC of Parks (composed of EISA I/O Bridges in combination with the system controller, see Col. 5, lines 3-11 and Col. 6, lines 38-45) with the interrupt unit of Bronson since Parks does not disclose the details of implementation of its Interrupt Controller and Bronson's system discloses a form of implementing an Interrupt Unit. These units are interchangeable. Additionally, It would have been obvious to one of ordinary skill in the art at the time the invention was made to bypass the queues of Bronson as done by Umeki et al. since doing so improves access reliability and speed (see Umeki, Column 4, lines 46-50; "reliability to

access memory is improved"). The Examiner would like to point out that applicant has not provided any reason why one of ordinary skill in the art would be motivated to combine Parks. Bronson, and Umeki.

Regarding Claim 1, Applicant argues that the queues of Bronson are separate queues that output commands to a second set of different queues. The Examiner would like to point out although applicant continues dispute this particular difference between the Prior Art and the present application, and has even amended the claims in light of these arguments, applicant has not made a real distinction between a group of queues, as disclosed by the prior art, and a large queue composed of multiple sub-queues. The queues of Bronson appear to behave in the same manner as the sub-queues of the present application.

Applicant argues that the data in queues 148 and 150 are not parallel since they do not progress in a parallel manner and queue 150 is given priority. However, the data is these queues progress through parallel paths, and thus, are parallel. Furthermore, if the priority of queue 150 makes these queues not parallel, then applicant's queues are not parallel since "the encoding component gives data units in the first buffer higher priority" (Claim 5).

In response to applicant's argument that one of ordinary skill in the art would not be motivated to bypass the interrupt routing unit of Bronson; the Examiner would like to point out that some commands in the system of Bronson already bypass the queues 134 and 136 [MMIO] Commands, see Fig. 3]. Therefore, it would be feasible for the interrupt routing unit 142 to bypass the queues when they are empty since control logic 140 already bypasses these queues.

In response to applicant's argument that that Umeki skipping an instruction buffer leading to a CPU is not reasonably related to an interrupt routing unit such as that of Bronson, it Application/Control Number: 10/087,826 Page 5

Art Unit: 2185

has been held that a prior art reference must either be in the field of applicant's endeavor or, if not, then be reasonably pertinent to the particular problem with which the applicant was concerned, in order to be relied upon as a basis for rejection of the claimed invention. See *In re Oetiker*, 977 F.2d 1443, 24 USPQ2d 1443 (Fed. Cir. 1992). In this case, Umkei's method of skipping a buffer is very well pertinent to the particular problem with which the applicant is concerned since Umeki teaches a bypass logic (described in Figure 5A) wherein the receiving queue (instruction queue 2) is bypassed when it is empty (see Column 4, lines 33-50) as it is done in applicant's claimed invention. The system of Umeki bypasses the receiving queue when it is empty in order to improve access reliability and speed (Column 4, lines 46-50; "reliability to access memory is improved"). This is relevant to applicant's claimed invention since Umeki essentially discloses the "bypass logic coupled to the second queue... [and] configured to bypass the first queue and to forward data units to the second queue when the second queue is ready to receive data units and the first queue is empty" of Claim 1.

Regarding Claim 22, applicant argues that Bronson is completely devoid of any disclosure or suggestion to modify the multiplexer as suggested. However, in Col. 8, lines 42-55, Bronson states that when queue 148 is busy, queue 150 continues to be serviced; therefore, when queue 148 is not busy, both queues are being serviced, giving priority to servicing higher priority queue 150. The examiner maintains that this implies the need for input arbitration into bus control logic 152. Since Bronson already teaches the use of a multiplexer as an input arbitration solution, a multiplexer could be used here for the same purpose in a manner that would still give higher priority to the servicing of queue 150.

# Claim Rejections - 35 USC § 103

Art Unit: 2185

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 14-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Parks et al. [5,517,671] in view of Bronson et al. (6,065,088) further in view of Umeki et al. (5,928,354).

Regarding Claim 14, Parks discloses a request manager configured to receive memory requests [Fig. 1, system controller 20], a plurality of processors [Processors 1 and 2] configured to receive the memory request from the request manager, a memory request arbiter configured to receive the memory request from the plurality of processors, the memory request arbiter [MIC made up of EISA I/O Bridges in combination with the system controller, see Col. 5, lines 3-11 and Col. 6, lines 38-45] transmitting the memory request to a memory system [peripherals] based on an arbitration scheme. Park does not disclose the details of the memory request arbiter or interrupt controller. Bronson discloses an interrupt unit [arbiter, Figure 3] for each processor [Figure 1] receiving memory commands through system bus [101] where the memory commands originate from the processor; and queues [see Figure 3] for each processor (since each processor would have its own interrupt unit) configured to enqueue and dequeue memory requests, and buffers [148, 150] configured to receive memory request dequeued from the queues when the queues contain memory requests. It would have been obvious to one of ordinary skill in the art at the time the invention was made to replace the MIC of Parks with the interrupt unit of Bronson since Parks does not disclose the details of implementation of its Interrupt Controller and

Bronson's system discloses a form of implementing an Interrupt Unit. These units are interchangeable.

Although Bronson et al. teaches a buffer or queue receiving memory requests dequeued from another queue, Parks in view of Bronson does not teach forwarding the data items directly to a buffer when the queue is empty. Umeki et al. teaches a bypass logic described in Figure 5A wherein the receiving queue (instruction queue 2) is bypassed when it is empty (see Column 4, lines 33-50). It would have been obvious to one of ordinary skill in the art at the time the invention was made to bypass the queues of Bronson as done by Umeki et al. since doing so improves access reliability and speed (see Umeki, Column 4, lines 46-50; "reliability to access memory is improved").

Regarding Claims 15 and 17, Bronson et al. teaches a second queuing area which includes a normal priority queue 148 and a high priority queue 150 which act as independent buffers ("first buffer... second buffer"). In addition, Bronson et al. discloses an I/O bus control logic 152 ("encoding component"), which reads data from the priority queues, giving higher priority to the high priority queue 150, and passes on the data read to the I/O Bus 102 (Figure 3, Column 8, lines 20-32).

Regarding Claim 16, Bronson et al. teaches a queuing system with the ability to bypass the first queuing area by sending specific commands directly to the command queue in the second queuing area through bus 141 ("bypass logic"). When bypassing interrupt routing unit. specific commands are being sent that do not need to go through this first queuing area, and thus, the command queue in the second queuing area should be ready to accept the data that is being sent through bus 141.

Regarding Claim 18 since the I/O Bus control logic is a controller based mechanism, it is possible for it to be composed of a controller with the ability to read more than one data item per clock cycle (Figure 3 and Column 8, lines 20-32).

Regarding Claim 19, Bronson et al. teaches a queuing system for access commands that could be used to arbiter commands from a plurality of local or remote sources or connected units, even in a networking environment, and therefore, could be part of a network router (Column 3, lines 34-44).

4. Claims 1-2, and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bronson et al. (6,065,088) in view of Umeki et al. (5,928,354).

Regarding Claim 1, Bronson et al. teaches a queuing system divided into two areas,

an interrupt routing unit ("first queuing area") divided into two parallel queues, the EOI queue 136 and the INR, IRR queue 134 ("plurality of parallel sub-queues", Figure 3)

and the remaining queues ("second queuing area") which include a normal priority queue 148 and a high priority queue 150 which act as independent buffers ("first buffer... second buffer").

In this system, the second queuing area has the ability to receive data from the first queuing area through buses 137 and 139 (see Figure 3). The queuing system of Bronson et al. does not teach bypassing the first queuing area and sending commands directly to the second queuing area. Umeki et al. teaches a bypass logic described in Figure 5A wherein the first queuing area (instruction queue 2) is bypassed when it is empty (see Column 4, lines 33-50). It would have been obvious to one of ordinary skill in the art at the time the invention was made to

Art Unit: 2185

bypass the first queuing area of Bronson et al. as done by Umeki et al. since doing so improves access reliability and speed (see Umeki, Column 4, lines 46-50; "reliability to access memory is improved").

Each queuing area of Bronson can also be considered to be a large queue composed of sub-queues since the grouping of queues perform unified queuing functions.

Regarding Claim 2, Bronson et al. teaches the queuing to memory mapped input/output (MMIO) commands as well as memory interrupt commands. These commands affect the access of a memory, therefore, they can be considered to be a type of memory access command (Abstract and Figure 3).

Regarding Claim 5, Bronson et al. teaches a second queuing area which includes a normal priority queue 148 and a high priority queue 150 which act as independent buffers ("first buffer... second buffer"). In addition, Bronson et al. discloses an I/O bus control logic 152 ("encoding component"), which reads data from the priority queues, giving higher priority to the high priority queue 150, and passes on the data read to the I/O Bus 102 (Figure 3, Column 8, lines 20-32).

2. Claims 22-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bronson et al. (6,065,088).

Regarding Claim 22, Bronson et al. teaches the arbiter of figure 3, which arbiters access commands through the use of multiple queues. Each queue of the arbiter, specifically the command queue 146, queue items at the beginning of the queue ("first stage") and de-queue items at the end of the queue ("last stage") due to their FIFO structure. In addition, the arbiter of figure 3 includes a plurality of queuing areas, of which the second queuing area includes a normal priority queue 148 and a high priority queue 150 which act as independent buffers ("first buffer... second buffer"). Bronson et al. also discloses an I/O bus control logic 152 ("arbitration logic"), which reads data from the priority queues, giving higher priority to the high priority queue 150, and passes on the data read to the I/O Bus 102 (Figure 3, Column 8, lines 20-32). Bronson does not teach the use of a multiplexor connected to multiple stages of a queue, outputting selected data items, and coupled to and controlled by the I/O bus control logic 152. It would have been obvious to one of ordinary skill in the art to add a multiplexor between buses 149, 151 and the I/O control logic 152 since multiplexors are shown to be used in the selection of signals as in Figure 3, reference #144 and such a component would be useful in selecting signals from either bus 149 or bus 151 (Figure 3). In adding such multiplexor, it would be connected to the ends of two output queues, however, since in a queue each stage of the queue is connected to the next stage of the queue, essentially the multiplexor would be connected to all stages of the queues.

In Col. 8, lines 42-55, Bronson states that when queue 148 is busy, queue 150 continues to be serviced; therefore, when queue 148 is not busy, both queues are being serviced, giving priority to servicing higher priority queue 150. This implies the need for input arbitration into bus control logic 152. Since Bronson already teaches the use of a multiplexer as an input arbitration solution, a multiplexer could be used here for the same purpose in a manner that would still give higher priority to the servicing of queue 150.

Regarding Claim 23, Bronson et al. teaches a queuing system with the ability to bypass the first queuing area by sending specific commands directly to the command queue in the second queuing area through bus 141 ("bypass logic"). It is understood that when bypassing

Art Unit: 2185

interrupt routing unit, specific commands are being sent that do not need to go through this first queuing area, and thus, the command queue in the second queuing area should be ready to accept the data that is being sent through bus 141.

Regarding Claim 24, Bronson et al. teaches the queuing to memory mapped input/output (MMIO) commands as well as memory interrupt commands. It is understood that since these commands affect the access of a memory, they can be considered to be a type of memory access command (Abstract and Figure 3).

Regarding Claim 25, Bronson et al. discloses a queuing system in which the command queue is implemented as a FIFO queue (Column 8, lines 33-36).

## Allowable Subject Matter

5. Claims 8-9, 12-13, 20-21, and 26-27 are allowed.

Regarding Claims 8-9, 13, and 27, the Prior Art of Record does not teach the limitations of independent claim 8.

The Prior Art does not teach nor suggest in the claimed combination a method of masking latency in a device including a first buffer, a second buffer, and a queue, the method comprising receiving incoming data items for a queue that include a plurality of data items that are input to the queue for each cycle of the queue.

Regarding Claims 20-21, the Prior Art of Record does not teach the limitations of independent claim 20.

The Prior Art does not teach nor suggest in the claimed combination a device comprising means for buffering the data before transmitting the data in a first buffer and a second buffer;

never moved to the high priority queue 150 (Figure 3).

cycle of the queue means.

queue means; and means for enqueueing a plurality of incoming data to the queue means in a

Page 12

Regarding Claim 12, the Prior Art of Record does not teach nor suggest in the claimed combination moving data from a second low priority buffer to a first high priority buffer when such high priority buffer is free to receive new items. Bronson et al. (6,065,088) teaches outputting data from the low priority output queue 148 through bus 149 only when the high priority queue 150 has been emptied through bus 151. The data in the low priority queue 148 is

6. Claim 7 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The Prior Art of Record does not teach nor suggest in the claimed combination masking logic coupled to output buffers and configured to restore requests that were not read from the output buffers in combination with a queue system divided in to multiple queuing areas of which the second area contains two output priority buffers.

7. Claim 26 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The Prior Art of Record does not teach nor suggest in the claimed combination the first queue, second queue and bypass logic of claim 1 in combination with outputting a predetermined number of the first set of the parallel data units in a clock cycle and when a number of data units

in the first set of parallel data units is less than the predetermined number, output one or more of the second set of parallel data units in parallel with the first set of the parallel data units.

### Conclusion

2. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Midys Rojas whose telephone number is (571) 272-4207. The examiner can normally be reached on M-F 5:30am - 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (571) 272-4210. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/087,826

Art Unit: 2185

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

November 14, 2005

Art Unit 2185

MR

MANO PARILANARUAN
SUPERVIEW

Page 14